
COMMERCIALTEMPERATURERANGE
IDTCV133
PROGRAMMABLEFLEXPCCLOCKFORP4PROCESSOR
1
JANUARY 2005
IDTCV133
COMMERCIAL TEMPERATURE RANGE
PROGRAMMABLE FLEXPC
CLOCK FOR P4 PROCESSOR
SM Bus
Controller
SEL
100/96MHz
Control
Logic
SRC CLK
Output Buffer
Stop Logic
48MHz/96MHz
Output BUffer
SDATA
SCLK
VTT_PWRGD#/PD
FSA.B.C
IREF
SRC[5:1]
48MHz
DOT96
PLL3
SSC
N Programmable
PLL4
PCI[3:0], PCIF[1:0]
XTAL
Osc Amp
CPU CLK
Output Buffer
Stop Logic
IREF
X1
X2
CPU[1:0]
REF
CPU_ITP/SRC7
PLL1
SSC
N Programmable
ITP_EN
PCI_STOP#
CPU_STOP#
LVDS
PLL2
SSC
CLKREQA#
CLKREQB#
SEL100/96#
LVDS CLK
Output Buffer
Stop Logic
IREF
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
2005 Integrated Device Technology, Inc.
DSC 6564/14
FEATURES:
Power management control suitable for notebook applications
One high precision PLL for CPU, SSC and N programming
One high precision PLL for SRC/PCI, supports 100MHz output
frequency, SSC and N programming
One high precision PLL for LVDS. Supports 100/96MHz output
frequency, SSC programming
One high precision PLL for 96MHz/48MHz
Band-gap circuit for differential outputs
Support spread spectrum modulation, –0.5 down spread and
others
Support SMBus block read/write, index read/write
Selectable output strength for REF
Allows for CPU frequency to change to a slower frequency to
conserve power when an application is less execution-
intensive
Smooth transition for N programming
Available in TSSOP package
FUNCTIONAL BLOCK DIAGRAM
DESCRIPTION:
IDTCV133 is a 56 pin clock device, incorporating both Intel CK410M and
CKSSCD requirements, for Intel advance P4 processors. The CPU output
buffer is designed to support up to 400MHz processor. This chip has four PLLs
inside for CPU, SRC/PCI, LVDS, and 48MHz/DOT96 IO clocks. This device
alsoimplementsBand-gapreferencedIREFtoreducetheimpactofVDDvariation
on differential outputs, which can provide more robust system performance.
Each CPU/SRC/LVDS has its own Spread Spectrum selection.
OUTPUTS:
2*0.7V current –mode differential CPU CLK pair
5*0.7V current –mode differential SRC CLK pair
One CPU_ITP/SRC selectable CLK pair
6*PCI, 2 free running, 33.3MHz
1*96MHz, 1*48MHz
1*REF
One 100/96 MHz differential LVDS
KEY SPECIFICATION:
CPU CLK cycle to cycle jitter < 100ps
SRC CLK cycle to cycle jitter < 125ps
PCI CLK cycle to cycle jitter < 500ps